



[02885/16]

#7/A
LST
63-00
entered

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Inventor(s) : Martin VORBACH et al.
Serial No. : 09/145,139
Filing Date : August 29, 1998
For : INTERNAL BUS SYSTEM FOR DFPS AND UNITS
WITH TWO- OR MULTI-DIMENSIONAL
PROGRAMMABLE CELL ARCHITECTURES, FOR
MANAGING LARGE VOLUMES OF DATA WITH A HIGH
INTERCONNECTION COMPLEXITY
Group Art Unit : 2781
Examiner : Eric S. THLANG

RECEIVED

MAY 31 2000

GROUP 2700

Assistant Commissioner
for Patents
Washington, D.C. 20231

I hereby certify that this correspondence is being deposited with the United States Postal Service as first class mail in an envelope addressed to: Assistant Commissioner for Patents, Washington, D.C. 20231 on

Date: 16 May 2000

Reg. No. 36,098

Signature: _____

Michelle M. Carniaux

AMENDMENT

SIR:

This paper addresses the Office Action dated December 21, 1999. Initially, kindly amend the above-identified application as follows:

IN THE CLAIMS:

Please cancel claims 19, 20 and 21 without prejudice.

Please amend the claims as follows:

RECEIVED
MAY 30 2000
TECHNOLOGY CENTER 2800

1. (Amended) [A] An internal bus system for a unit, comprising:

a plurality of electrically independent bus segments provided within the unit; and

a plurality of nodes separating the bus segments and actively connecting and disconnecting at least two of the plurality of bus segments via at least one of i) a gate, ii) a switching element, iii) a driver, and iv) a